

#### **General Description**

The DS1862 is a closed-loop laser-driver control IC with built-in digital diagnostics designed for XFP MSA. The laser control function incorporates average power control (APC) and allows extinction ratio control though a temperature indexed look-up table (LUT). The DS1862 monitors up to seven analog inputs, including temperature and monitor diode (MD) current, which are used to regulate the laser bias current and extinction ratio. Warning and alarm thresholds can be programmed to generate an interrupt if monitored signals exceed tolerance. Calibration is also provided internally using independent gain and offset scaling registers for each of the monitored analog signals. Settings such as programmed calibration data are stored in password-protected EEPROM memory. Programming is accomplished through an I<sup>2</sup>C\*-compatible interface, which can also be used to access diagnostic functionality.

#### **Applications**

Laser Control and Monitoring 10Gbps Optical Transceiver Modules (XFP)

Laser Control and Monitoring

Digital Diagnostics in Optical Transmission

#### **Features**

- **♦ Implements XFP MSA Requirements for Digital** Diagnostics, Serial ID, and User Memory
- ♦ I<sup>2</sup>C-Compatible Serial Interface
- **♦** Automatic Power Control (APC)
- ♦ Extinction Ratio Control with Look-Up Table
- ♦ Seven Monitored Channels for Digital Diagnostics (Five Basic Plus Two Auxiliary)
- ♦ Internal Calibration of Monitored Channels (Temp, V<sub>CC2/3</sub>, Bias Current, Transmitted, and Received Power)
- ♦ Programmable Quick-Trip Logic for Turning Off Laser for Eye Safety
- ♦ Access to Monitoring and ID Information
- **♦ Programmable Alarm and Warning Thresholds**
- ♦ Operates from 3.3V or 5V Supply
- ♦ 25-Pin CSBGA, 5mm x 5mm Package
- ♦ Internal or External Temperature Sensor
- ◆ -40°C to +100°C Operating Temperature Range
- ♦ One 8-Bit Buffered DAC

#### **Pin Configuration**

# TOP VIEW F CSBGA (5mm x 5mm)

#### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
DS1862B	-40°C to +100°C	25 CSBGA (5mm x 5mm)
DS1862B+	-40°C to +100°C	25 CSBGA (5mm x 5mm)

<sup>+</sup>Denotes lead-free package.

Typical Operating Circuit appears at end of data sheet.

<sup>\*</sup>Purchase of I<sup>2</sup>C components from Maxim Integrated Products, Inc., or one of its sublicensed Associated Companies, conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.



#### **ABSOLUTE MAXIMUM RATINGS**

Voltage on Any Open-Drain Pin	
Relative to Ground0.5V to	+6.0V
Voltage on MOD-DSEL, SDA, SCL, FETG, THRSET, TX-D,	,
AUX1MON, AUX2MON, IBIASMON,	
RSSI, BIASSET, MODSET, EN1,	
and EN20.5V to (VCC3 + 0.5V), not to exceed	+6.0V

Voltage on SC-RX-LOS, SC-RX-LOL, RX-LOS, SC-TX-LOS, MOD-NR, EN1, and EN2 .....-0.5V to (VCC2 + 0.5V), not to exceed +6.0V Operating Temperature Range .....-40°C to +100°C EEPROM Programming Temperature Range ......0°C to +70°C Storage Temperature Range ......55°C to +125°C Soldering Temperature......See J-STD-020 Specification

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

( $V_{CC3}$  = +2.9V to +5.5V,  $T_A$  = -40°C to +100°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Main Supply Voltage	V <sub>CC3</sub>	(Note 1)	+2.9		+5.5	V
Secondary Supply Voltage	V <sub>CC2</sub>	V <sub>CC2</sub> not to exceed V <sub>CC3</sub> (Note 2)	+1.6		+3.6	V
High-Level Input Voltage (SDA, SCL)	VIH	I <sub>IH</sub> (max) = 10μA	0.7 x V <sub>CC3</sub>		V <sub>CC3</sub> + 0.5	V
Low-Level Input Voltage (SDA, SCL)	VIL	I <sub>IL</sub> (max) = -10μA	GND - 0.3		0.3 x V <sub>CC3</sub>	V
High-Level Input Voltage (TX-D, MOD-DESEL, P-DOWN/RST) (Note 3)	VIH	I <sub>IH</sub> (max) = 10μA	2		V <sub>CC3</sub> + 0.3	V
Low-Level Input Voltage (TX-D, MOD-DESEL, P-DOWN/RST) (Note 3)	VIL	I <sub>IL</sub> (max) = -10μA	-0.3		+0.8	V



#### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC3} = +2.9V \text{ to } +5.5V, V_{CC2} = +1.6V \text{ to } +3.6V, T_A = -40^{\circ}\text{C to } +100^{\circ}\text{C}, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	ICC3	P-DOWN/RST = 1		3	5	mA
High-Level Output Voltage (FETG)	V <sub>OH</sub>	I <sub>OH</sub> (max) = -2mA	V <sub>CC3</sub> - 0.5			V
Low-Level Output Voltage (MOD-NR, INTERRUPT, SDA, and FETG)	VoL	I <sub>OL</sub> (max) = 3mA	0		0.4	V
Resistor (Pullup)	R <sub>PU</sub>		9	12	15	kΩ
I/O Capacitance	C <sub>I/O</sub>	(Note 4)			10	рF
Leakage Current	IL		-10		+10	μΑ
Leakage Current (SCL, SDA)	IL		-10		+10	μΑ
Digital Power-On Reset	POD		1.0	•	2.2	V
Analog Power-On Reset	POA		2.0	•	2.6	V

#### DC ELECTRICAL CHARACTERISTICS—INTERFACE SIGNALS TO SIGNAL CONDITIONERS

 $(V_{CC2} = +1.6V \text{ to } +3.6V, V_{CC3} = +2.9V \text{ to } +5.5V, T_A = -40^{\circ}\text{C to } +100^{\circ}\text{C}, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP I	MAX	UNITS
High-Level Input Voltage (SC-RX-LOS, SC-RX-LOL, and SC-TX-LOS)	VIH	I <sub>IH</sub> (max) = 100μA	0.7 x VCC2		CC2 + 0.1	٧
Low-Level Input Voltage (SC-RX-LOS, SC-RX-LOL, and SC-TX-LOS)	VIL	I <sub>IL</sub> (max) = -100μA	0		0.3 x / <sub>CC2</sub>	V
	Voн	I <sub>OH</sub> (max) = -0.7mA	V <sub>CC2</sub> - 0.2			
High-Level Output Voltage (EN1 and EN2)	V <sub>OH2</sub>	V <sub>CC2</sub> = 2.5V to 3.6V I <sub>OH</sub> (max) = -2mA	V <sub>CC2</sub> - 0.4			V
	V <sub>OH3</sub>	V <sub>CC2</sub> = 1.6V I <sub>OH</sub> (max) = -0.7mA	V <sub>CC2</sub> - 0.2			
Low-Level Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> (max) = 0.7mA			0.20	>
(EN1, EN2, and RX-LOS)	V <sub>OL2</sub>	V <sub>CC2</sub> = 2.5V to 3.6V I <sub>OL</sub> (max) = 2mA			0.40	V
Leakage Current (SC-RX-LOS, SC-RX-LOL and SC-TX-LOS, RX-LOS)	IL		-10		+10	μA

#### I<sup>2</sup>C AC ELECTRICAL CHARACTERISTICS

 $(VCC3 = +2.9V \text{ to } +5.5V, TA = -40^{\circ}C \text{ to } +100^{\circ}C, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MA	X UNITS
SCL Clock Frequency	fsci		0	40	) kHz
Clock Pulse-Width Low	t <sub>LOW</sub>		1.3		μs
Clock Pulse-Width High	thigh		0.6		μs
Bus Free Time between STOP and START Conditions	tBUF		1.3		μs
Start Hold Time	thd:SDA		0.6		μs
Start Setup Time	tsu:sda		0.6		μs
Data in Hold Time	thd:dat		0	0.9	) µs
Data in Setup Time	tsu:DAT		100		ns
Rise Time of Both SDA and SCL Signals	t <sub>R</sub>	(Note 5)	20 + 0.1C <sub>B</sub>	30	) ns
Fall Time of Both SDA and SCL signals	tF	(Note 5)	20 + 0.1C <sub>B</sub>	30	) ns
STOP Setup Time	tsu:sto		0.6		μs
MOD-SEL Setup Time	tHost_select_setup		2		ms
MOD-SEL Hold Time	tHost_select_hold		10		μs
Aborted Sequence Bus Release	<sup>†</sup> MOD-DESEL_Abort			2	ms
Capacitive Load for Each Bus Line	C <sub>B</sub>	(Note 5)		40	) pF
EEPROM Write Time	tw	≤ 4-Byte write (Note 6)		16	ms

#### **ANALOG OUTPUT CHARACTERISTICS**

 $(V_{CC3} = +2.9V \text{ to } +5.5V, V_{CC2} = +1.6V \text{ to } +3.6V, T_A = -40^{\circ}\text{C} \text{ to } +100^{\circ}\text{C}, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
IBIASSET	IBIASSET		0.01		1.50	mA
IBIASSET (Off-State Current)	IBIASSET	Shutdown		±10	±100	nA
IMODSET	IMODSET		0.01		1.20	mA
IMODSET (Off-State Current)	IMODSET	Shutdown		±10	±100	nA
Voltage on IBIASSET and IMODSET	VMAX	(Note 7)	0.7		3.0	V
V <sub>THRSET</sub>	V <sub>THRSET</sub>	$I_{MAX} = 100\mu A$	50		1000	mV
V <sub>THRSET</sub> Drift		Across temperature (Note 8)	-5		+5	%
V <sub>THRSET</sub> Capacitance load	CTHRSET				1	nF
APC Calibration Accuracy		+25°C			25	μΑ
APC Temp Drift		0.200mA to 1.5mA	-5		+5	%
APC Temp Drift		50μA to 200μA			12	μΑ
leve DNII		Sink, SRC_SNK_B = 0	-0.9		+0.9	LSB
I <sub>BMD</sub> DNL		Source, SRC_SNK_B = 1	-0.9		+0.9	LSB
		Sink, SRC_SNK_B = 0	-4.0		+4.0	LSB
IBMD INL		Source, SRC_SNK_B = 1	-4.0		+4.0	LOB
I <sub>BMD</sub> Voltage Drift					1.2	%/V
I <sub>BMD</sub> FS Accuracy				•	1.5	%

#### **ANALOG OUTPUT CHARACTERISTICS (continued)**

 $(V_{CC3} = +2.9V \text{ to } +5.5V, V_{CC2} = +1.6V \text{ to } +3.6V, T_A = -40^{\circ}\text{C to } +100^{\circ}\text{C}, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
IMODSET Accuracy		+25°C IMODSET = 0.04mA to 1.2mA	-1.5		+1.5	%
		75µA range	-0.9		+0.9	
		150µA range	-0.9		+0.9	
IMODSET DNL		300μA range	-0.9		+0.9	LSB
		600μA range	-0.9		+0.9	
		1200µA range	-0.9		+0.9	
		75µA range	-1.5		+1.5	
		150µA range	-1.5		+1.5	
IMODSET INL		300μA range	-1.0		+1.0	LSB
		600μA range	-1.0		+1.0	
		1200µA range	-1.0		+1.0	
IMODSET Temp Drift					5	%
IMODSET Voltage Drift					1.2	%/V
IMODSET FS Accuracy					1.5	%
APC Bandwidth		I <sub>MD</sub> / I <sub>APC</sub> = 1 (Note 4)	6	10	30	kHz

#### AC ELECTRICAL CHARACTERISICS—XFP CONTROLLER

(VCC3 = +2.9V to +5.5V, VCC2 = +1.6V to +3.6V, TA = -40°C to +100°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Time to Initialize	tinit	V <sub>CC3</sub> within ±5% of nominal	30		200	ms
TX-D Assert Time	toff	IBIAS and IMOD below 10% of nominal			5	μs
TX-D Deassert Time	ton	IBIAS and IMOD above 90% of nominal			1	ms
P-DOWN/RST Assert Time	tpdr-on	IBIAS and IMOD below 10% of nominal			100	μs
P-DOWN/RST Deassert Time	tpdr-off	IBIAS and IMOD above 90% of nominal			200	ms
MOD-DESEL Deassert Time	t <sub>MOD-DESEL</sub>	Time until proper response to I <sup>2</sup> C communication			2	ms
INTERRUPT Assert Delay	tint-on	Time from fault to interrupt assertion			100	ms
INTERRUPT Deassert Delay	tINT-OFF	Time from read (clear flags) to interrupt deassertion			500	μs
MOD-NR Assert Delay	tmod-nr-on	Time from fault to MOD-NR assertion			0.5	ms
MOD-NR Deassert Delay	t <sub>MOD-NR-OFF</sub>	Time from read (clear flags) to MOD-NR deassertion			0.5	ms
RX-LOS Assert Time	t <sub>LOS-ON</sub>	Time from SC-RX-LOS assertion to RX-LOS assertion			100	ns
RX-LOS Deassert Time	tLOS-OFF	Time from SC-RX-LOS deassertion to RX-LOS deassertion			100	ns
P-DOWN/RST Reset Time	treset	Time from P-DOWN/RST assertion to initial reset	10			μs
Shutdown Time	tfault	Time from fault to IBIASSET, IMODSET, and IBMD below 10%			30	μs

#### **AC ELECTRICAL CHARACTERISICS—SOFT\* CONTROL AND STATUS**

 $(VCC3 = +2.9V \text{ to } +5.5V, VCC2 = +1.6V \text{ to } +3.6V, TA = -40^{\circ}C \text{ to } +100^{\circ}C, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Soft TX-D Assert Time	tOFF_Soft	IBIAS and IMOD below 10% of nominal			50	ms
Soft TX-D Deassert Time	tON_Soft	IBIAS and IMOD above 90% of nominal			50	ms
Soft P-DOWN/RST Assert Time	tPDR-ON_Soft	IBIAS and IMOD below 10% of nominal			50	ms
Soft P-DOWN/RST Deassert Time	tPDR-OFF_Soft	IBIAS and IMOD above 90% of nominal			200	ms
Soft MOD-NR Assert Delay	tMOD-NR-ON _Soft	Time from fault to MOD-NR assertion			50	ms
Soft MOD-NR Deassert Delay	tMOD-NR-OFF _Soft	Time from read (clear flags) to MOD-NR deassertion			50	ms
Soft RX_LOS Assert Time	tLOS-ON_Soft	Time from SC-RX-LOS assertion to RX-LOS assertion			50	ms
Soft RX_LOS Deassert Time	tLOS-OFF_Soft	Time from SC-RX-LOS deassertion to RX-LOS deassertion			50	ms
Analog Parameter data Ready (DATA-NR)					500	ms

<sup>\*</sup>All SOFT timing specifications are measured from the falling edge of "STOP" signal during I<sup>2</sup>C communication.

#### **ANALOG INPUT CHARACTERISTICS**

(VCC3 =  $\pm 2.9$ V to  $\pm 5.5$ V, TA =  $\pm 40$ °C to  $\pm 100$ °C, unless otherwise noted.)

PARAMETER	SYMBOL	COI	CONDITIONS		TYP	MAX	UNITS
I <sub>BMD</sub> Configurable Source or Sink (+/-)				0.05		1.50	mA
Janes Voltago (Janes Out)	\/=++=	Source mode	In a range O to 1 Em A		2.0		\/
I <sub>BMD</sub> Voltage (I <sub>BMD</sub> - 0μA)	V <sub>BMD</sub>	Sink mode	I <sub>BMD</sub> range 0 to 1.5mA		1.2		V
IBMD Input Resistance	R <sub>BMD</sub>		_	400	550	700	Ω

#### A/D INPUT VOLTAGE MONITORING (IBIASMON, AUX2MON, AUX1MON, RSSI, BMD)

 $(V_{CC3} = +2.9V \text{ to } +5.5V, T_A = -40^{\circ}\text{C to } +100^{\circ}\text{C}, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Resolution	Δνμον			610		μV
Supply Resolution	ΔV <sub>CC2/3</sub>			1.6		mV
Input/Supply Accuracy	Acc	At factory setting		0.25	0.5	%FS
Lindata Pata	tFRAME1	AUX1MON and AUX2MON disabled		48	52	mo
Update Rate	tFRAME2	All channels enabled		64	75	ms
Input/Supply Offset	Vos	(Note 4)		0	5	LSB
Full-Scale Input (IBIASMON and RSSI)		At factory setting	2.4875	2.5	2.5125	V
Full-Scale Input (AUX1MON, AUX2MON, and V <sub>CC2/3</sub> )		At factory setting (Note 9)	6.5208	6.5536	6.5864	V
BMD (Monitor) (TX-P)		FS setting		1.5		mA

#### FAST ALARMS AND VCC FAULT CHARACTERISTICS

 $(VCC3 = +2.9V \text{ to } +5.5V, VCC2 = +1.6V \text{ to } +3.6V, TA = -40^{\circ}C \text{ to } +100^{\circ}C, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
HIGHBIAS and TX-P Threshold FS		(Note 10)	2.48	2.5	2.52	mA
V <sub>CC2/3</sub> Fault Asserted Falling Edge Delay		↓ V <sub>CC2/3</sub> (Note 11)			75	ms
QT Temperature Coefficient			-3		+3	%
QT Voltage Coefficient					0.5	%/V
QT FS Trim Accuracy (4.2V, +25°C)			2.480	2.500	2.520	mA
QT Accuracy (Trip) (INL)			-2	0	+2	LSB
QT Voltco					0.5	%/V
QT Tempco			•	1.5	3	%

#### NONVOLATILE MEMORY CHARACTERISTICS

 $(V_{CC3} = +2.9V \text{ to } +5.5V, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Endurance (Write Cycle)		+70°C	50k			Cycles
Endurance (Write Cycle)		+25°C	200k			Cycles

- Note 1: All voltages are referenced to ground. Current into IC is positive, out of the IC is negative.
- **Note 2:** Secondary power supply is used to support optional variable power-supply feature of the XFP module. If V<sub>CC2</sub> is not used, (i.e., signal conditioners using 3.3V supply) V<sub>CC2</sub> should be connected to the V<sub>CC3</sub>.
- Note 3: Input signals (i.e., TX-D, MOD-DESEL, and P-DOWN/RST have internal pullup resistors.
- Note 4: Guaranteed by design. Simulated over process and 50μA < I<sub>BMD</sub> < 1500μA.
- **Note 5:** C<sub>B</sub>—total capacitance of one bus line in picofarads.
- Note 6: EEPROM write begins after a stop condition occurs.
- Note 7: This is the maximum and minimum voltage on the MODSET and BIASSET pins required to meet accuracy and drift specifi-
- Note 8: For VTHRSET, offset may be as much as 10mV.
- Note 9: This is the uncalibrated offset provided by the factory; offset adjustment is available on this channel.
- **Note 10:** % FS refers to calibrated FS in case of internal calibration, and uncalibrated FS in the case of external calibration. Uncalibrated FS is set in the factory and specified in this data sheet FS (factory). Calibrated FS is set by the user, allowing a change in any monitored channel scale.
- Note 11: See the Monitor Channels section for more detail or VCC2 and VCC3 selection.

#### **Timing Diagrams**




Figure 1. Power-On Initialization with P-DOWN/RST Asserted and TX-D/SOFT-TX-D Not Asserted




Figure 2. Power-On Initialization with P-DOWN/RST Not Asserted and TX-D/SOFT-TX-D Not Asserted (Normal Operation)

#### \_Timing Diagrams (continued)




Figure 3. TX-D Timing During Normal Operation




Figure 4. Detection of Safety Fault Condition

#### **Timing Diagrams (continued)**




Figure 5. Successful Recovery from Transient Safety Fault Condition Using P-DOWN/RST




Figure 6. Unsuccessful Recovery from Transient Safety Fault Condition

#### **Timing Diagrams (continued)**







Figure 7. Monitor Channel Fault Timing


#### Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 





















#### **Pin Description**

P-DOWN/RST A1  SC-RX-LOS A2  SC-RX-LOL A3	voltage levels.  Signal Conditioner Receiver Loss-of-Lock Input. This pin is an active-high input with LVCMOS/LVTTI
SC-RX-LOL A3	voltage levels.  Signal Conditioner Receiver Loss-of-Lock Input. This pin is an active-high input with LVCMOS/LVTTL voltage levels.
	voltage levels.
	Threshold Set Output This pip is a programmable voltage source that can be used for Dy signal
THRSET A4	conditioner.
V <sub>CC2</sub> A5	1.8V Power-Supply Input
RX-LOS B1	Receiver Loss-of-Signal. This open-drain output indicates when there is insufficient optical power.
SCL B2	I <sup>2</sup> C Serial-Clock Input
FETG B3	FET Gate Output. This pin can drive an external FET gate associated with safety fault disconnect.
RSSI B4	Received Power Signal Input
MODSET B5	Modulation Current Output. This pin is only capable of sinking current.
TX-D C1	Transmit Disable Input. This pin has an internal pullup resistor.
SDA C2	I <sup>2</sup> C Serial-Data Input/Output
EN1 C3	Enable 1 Output. Functional control for signal conditioners.
EN2 C4	Enable 2 Output. Functional control for signal conditioners.
BIASSET C5	Bias Current Output. This pin is only capable of sinking current.
INTERRUPT D1	<b>Interrupt.</b> This open-drain output pin indicates a possible operational fault or critical status condition to the host.
MOD-NR D2	Indicating Module Operational Fault. Open-drain output. This pin indicates the status of the MOD-NR flag.
AUX1MON D3	Aux1 Monitor Input. This pin can be used to measure any voltage quantity.
AUX2MON D4	Aux2 Monitor Input. This pin can be used to measure any voltage quantity or external temperature sensor.
BMD D5	Monitor Diode Current Input. This pin is capable of sourcing or sinking current.
GND E1	Ground
MOD-DESEL E2	<b>Module Deselect Input.</b> This pin must be pulled low to enable I <sup>2</sup> C communication. This pin is pulled high internally.
IBIASMON E3	Bias Monitor Input. This pin can be used to monitor the voltage across the laser.
SC-TX-LOS E4	Signal Conditioner Transmitter Loss-of-Signal. This pin is an active-high input with LVCMOS/LVTTL voltage levels.
V <sub>CC3</sub> E5	3.3V or 5V Power-Supply Input

#### **Block Diagram**



#### **Detailed Description**

The DS1862's block diagram is described in detail within the following sections and memory map/memory description.

#### **Automatic Power Control (APC)**

The DS1862's APC is accomplished by closed-loop adjustment of the bias current (BIASSET) until the feedback current (BMD) from a photodiode matches the value determined by the APC registers. The relationship between the APC register and IBMD is given by:

$$I_{BMD} = 5.859 \mu A \times APC_{C} < 7:0 > + (1.464 \mu A \times APC_{F} < 1:0 >)$$

where APCc<7:0> is the 8-bit value in Table 04h, byte 84h that controls the coarse BMD current and APCF<1:0> is the 2-bit value that controls the fine BMD current.

The BMD pin appears as a voltage source in series with two resistors. The overall equivalent resistance of the BMD input pin can be closely approximated by the plot in Figure 8. The voltage that appears on the BMD pin, assuming no external current load, is 1.2V if BMD is in sink-current mode (SRC\_SINK\_B = 0) or 2.0V if BMD is set to source current (SRC\_SINK\_B = 1). This allows the photodiode to be referenced to either VCC3 or GND. When the control loop is at steady state, the BMD current setting matches the current that is measured by the  $I_{\rm BMD}$  voltage across the internal resistance. During a transient period, the DS1862 adjusts the current drive on the BIASSET pin to bring the loop into steady state. The DS1862 is designed to support loop gains of 1/20 to 10.


On power-up, the BMD current ramps up to the previously saved current setting in EEPROM APC registers. While operating, the DS1862 monitors the BMD current. If it begins to deviate from the desired (set) IBMD value, then, again, the current on the BIASSET pin is adjusted to compensate.

# Extinction Ratio Control Look-Up Table (LUT)

The DS1862 uses a temperature indexed look-up table (LUT) to control the extinction ratio. The MODSET pin is capable of sinking current based on the 8-bit binary value that is controlling it. The DS1862 also features a user-configurable current range to increase extinction ratio resolution. Five current ranges, as described in Table 1, are available to control the current entering MODSET.

Table 1. Selectable Current Ranges for MODSET

LUT CURRENT RANGE TABLE 04h, BYTE 86h<2:0>	CURRENT RANGE (μA)
000	0 to 75
001	0 to 150
010	0 to 300
011	0 to 600
100	0 to 1200






Figure 8. Approximate Model of the BMD Input



If the largest current range is selected, the maximum value of FFh (from LUT) corresponds to a 1200µA sink current. Regardless of current range, the MODSET value always consists of 256 steps, including zero.

I<sub>MODSET</sub> can be controlled automatically with the temperature-based look-up table, or by three other manual methods.

Automatic temperature addressed look-up is accomplished by an internal or external temperature sensor controlling an address pointer. This pointer indexes through 127 previously loaded 8-bit current values stored in the LUT. Each one of the 127 temperature slot locations corresponds to a 2°C increment over the -40°C to +102°C temperature range. Any temperature above or below these points causes the code in the first or last temperature slot to be indexed. Both the internal temperature sensor and an external sensor connected to AUX2MON are capable of providing a signal to control the extinction ratio automatically with an indexed LUT. Table 2 illustrates the relationship between the temperature and the memory locations in the LUT.

**Table 2. Temperature Look-Up Table** 

TEMPERATURE (°C)	CORRESPONDING LOOK-UP TABLE ADDRESS
< -40	80h
-40	80h
-38	81h
-36	82h
_	_
+96	C4h
+98	C5h
+100	C6h
+102	C7h
> +102	C7h

Automatic and manual control of MODSET is controlled by two bits: TEN and AEN that reside in Table 04h, Byte B2h. By default (from factory) TEN and AEN are both set, causing complete automatic temperature-based look-up. If TEN and/or AEN are altered, then the DS1862 is set to one of the manual modes. Table 3 describes manual mode functionality.

Table 3. Truth Table for TEN and AEN Bits

TEN	AEN	DS1862 LUT FUNCTIONALITY
0	0	Manual mode that allows users to write a value directly to the LUT Value register (Table 04h, Byte B1h) to drive MODSET. While in this mode, the LUT index pointer register is not being updated, and no longer drives the LUT Value register.
0	1	Manual mode that allows users to write a value directly to the LUT Value register (Table 04h, Byte B1h) to drive MODSET. While in this mode, the LUT index pointer register is still being updated, however it no longer drives the LUT Value register.
1	0	Manual mode that allows users to write a value to the LUT index pointer (Table 04h, Byte B0), then the DS1862 updates the LUT Value register (Table 04h, Byte B1h) based on the user's index pointer.
1	1	Automatic mode (factory default). This mode automatically indexes the LUT based on temperature, placing the resulting LUT address in the LUT index pointer register (Table 04h, Byte B0h). Then the MODSET setting is transferred from that LUT address to the LUT Value register (Table 04h, Byte B1h). Lastly the IMODSET is set to the new MODSET code.

#### **Monitor Channels**

The DS1862 has seven monitored voltage signals that are polled in a round-robin multiplexed sequence and are updated with the frame rate, tframe. All channels are read as 16-bit values, but have 13-bit resolution, and with the exception of temperature measurements, all channels are stored as unsigned values. The resulting 16-bit value for all monitored channels, except internal temperature, is calculated by internally averaging the analog-to-digital result 8 times. The resulting internal temperature monitor channel is averaged 16 times. See the *Internal Calibration* section for a complete description of each channel's method(s) of internal calibration.

The AUX1MON, AUX2MON, and V<sub>CC2/3</sub> monitor channels are optional and can be disabled. This feature allows for shorter frame rate for the essential monitor channels. Channels that can not be disabled are: internal temperature, BMD, RSSI, and IBIASMON. A table of full-scale (FS) signal values (using factory internal calibration without right shifting) and the resulting FS code values for all seven channels is provided below.

#### Measuring Temperature—Internal or External

The DS1862 is capable of measuring temperature on three different monitor channels: internal temperature sensor, AUX1MON, and AUX2MON. Only the internal temperature and AUX2MON channels are capable of indexing the LUT to control the extinction ratio. To use an external temperature sensor on AUX2MON, the TEMP\_INT/EXT bit in Table 04h, Byte 8Bh, must be set. While AUX2MON controls the extinction ratio, the internal temperature sensor does not stop running; despite extinction ratio control by AUX2MON, it is this internal temperature signal that continues to control the status of temperature flags. Also when TEMP\_INT/EXT = 1, the internal temperature clamps at -40°C and +103.9375°C, and when TEMP\_INT/EXT = 0 it clamps at -120°C and +127.984°C. AUX2MON, however, does have its own flag to indicate an out-of-tolerance condition and assert the INTERRUPT pin.

Both AUX1MON and AUX2MON can be used to measure temperature as a function of voltage on their respective pins. They can be enabled by selecting either 0h or 4h from Table 5. Internal (or external) calibration may be required to transmute the input voltage to the desired two's-complement digital code, readable from the result registers in lower memory, Bytes 6Ah, 6Bh and 6Ch, 6Dh.

#### Measuring V<sub>CC2/3</sub>

The DS1862 has the flexibility to internally measure either V<sub>CC2</sub> or V<sub>CC3</sub> to monitor supply voltage. V<sub>CC2</sub> or V<sub>CC3</sub> is user selectable by the V<sub>CC2/3</sub>\_Sel bit in Table 01h, Byte DCh. To remove V<sub>CC2/3</sub> from the round-robin monitor update scheme, despite having V<sub>CC2</sub> or V<sub>CC3</sub> selected to be monitored, the Reserve\_EN bit in Table 04h, Byte 8Bh can be programmed to a 0. The analog power-on-reset flag, POA, indicates the status of V<sub>CC3</sub> power supply. Even though POA seems to behave similarly to V<sub>CC2/3</sub> monitor channel, it is completely separate and has no connection.

RESERVE_EN	V <sub>CC2/3_Sel</sub>	RESULT
0	0	V <sub>CC2/3</sub> result not enabled.
0	1	V <sub>CC2/3</sub> result not enabled.
1	0	V <sub>CC3</sub> is being measured.
1	1	V <sub>CC2</sub> is being measured.

# Measuring APC and Laser Parameters—BMD, IBIASMON, RSSI

BMD and BIASSET are used to control and monitor the laser functionality. Regardless of the set BMD current in the APC register, the DS1862 measures BMD pin current and uses this value not only to adjust the current on the BIASSET pin, but also to monitor TX-P as well. The IBIASMON pin is used to input a voltage signal to the DS1862 that can be used to monitor the bias current through the laser. This monitor channel does not drive the HIGHBIAS quick-trip (QT) alarms for safety

Table 4. Monitor Channel FS and LSB Detail

SIGNAL	+FS SIGNAL	+FS (hex)	-FS SIGNAL	-FS (hex)	LSB
Temperature	127.984°C	7FF8	-120°C	8800	0.0625°C
VCC2/3	6.5528V	FFF8	OV	0000	100µV
IBIASMON	2.4997V	FFF8	OV	0000	38.147µV
RSSI	2.4997V	FFF8	OV	0000	38.147µV
AUX1MON	6.5528V	FFF8	OV	0000	38.147μV
AUX2MON	6.5528V	FFF8	OV	0000	38.147µV
BMD (TX-P)	1.5mA	FFF8	0mA	0000	22.888nA

fault functionality, current on the BIASSET pin is monitored by the DS1862 to control the HIGHBIAS quick trip. Similar to TX-P, the RSSI pin is used to measure the received power, RX-P.

# Measuring Voltage Quantities using AUX1MON and AUX2MON

AUX1MON and AUX2MON are auxiliary monitor inputs that may be used to measure additional parameters. AUX1/2MON feature a user-selectable register that determines the measured value's units (i.e., voltage, current, or temperature). In addition to indicating units, some of the 4-bit op-codes, in Table 5, also place the part in special modes used for alarms and faults internally. Whichever units' scale is selected, the DS1862 is only capable of measuring a positive voltage quantity, therefore internal or external calibration may be

# Table 5. AUX1/2MON Functionality Selection (Unit Selection)

VALUE	DESCRIPTION OF AUX1/2MON INTENDED USE (UNITS OF MEASURE)
0000b	Auxiliary monitoring not implemented
0001b	APD bias voltage (16-bit value is voltage in units of 10mV)
0010b	Reserved
0011b	TEC current (mA), (16-bit value is current in units of 0.1mA)
0100b	Laser temperature (same encoding as module temperature)
0101b	Laser wavelength
0110b	+5V supply voltage (encoded as primary voltage monitor)
0111b	+3.3V supply voltage (encoded as primary voltage monitor)
1000b	+1.8V supply voltage (encoded as primary voltage monitor) (VCC2)
1001b	-5.2V supply voltage (encoded as primary voltage monitor)
1010b	+5V supply current (16-bit value is current in 0.1mA)
1101b	+3.3V supply current (16-bit value is current in 0.1mA)
1110b	+1.8V supply current (16-bit value is current in 0.1mA)
1111b	-5.2V supply current (16-bit value is current in 0.1mA)

required to get the binary value to match the measured quantity. A table of acceptable units and/or their corresponding user-programmable 4-bit op-code is provided below.

#### Alarms and Warning Flags Based on Monitor Channels

All of the monitor channels feature alarm and warning flags that are asserted automatically as user-programmed thresholds are internally compared with monitor channel results. Flags may be set, which, if not masked, will generate an interrupt on the INTERRUPT pin or generate a safety fault. Whenever VCC2/3, AUX2MON, AUX1MON, RSSI, and internal temperature go beyond their threshold trip points and the corresponding mask bit is 0, an interrupt is generated on the INTERRUPT pin and a corresponding warning or alarm flag is set. Similarly, a safety fault occurs whenever BMD or BIASSET go beyond threshold trip points. When this happens, the FETG pin immediately asserts and BIASSET and MODSET currents are shut down.

#### **Monitor Channel Conversion Example**

Table 6 provides an example of how a 16-bit ADC code corresponds to a real life measured voltage using the factory-set calibration on either RSSI or IBIASMON. By factory default, the LSB is set to 38.147µV.

Table 6. A/D Conversion Example

MSB (BIN)	LSB (BIN)	VOLTAGE (V)
11000000	00000000	1.875
10000000	10000000	1.255

To calculate  $V_{CC2}$ ,  $V_{CC3}$ , AUX1MON, or AUX2MON, convert the unsigned 16-bit value to decimal and multiply by  $100\mu V$ .

To calculate the temperature (internal), treat the two's-complement value binary number as an unsigned binary number, then convert it to decimal and divide by 256. If the result is grater than or equal to 128, subtract 256 from the result.

Temperature: high byte =  $-128^{\circ}$ C to  $+127^{\circ}$ C signed; low byte =  $1/256^{\circ}$ C.

#### **Table 7. Temperature Bit Weights**

S	26	25	24	23	22	21	20
2-1	2-2	2-3	2-4	2-5	_	_	_



Table 8. Temperature Conversion Examples

MSB (BIN)	LSB (BIN)	TEMPERATURE (°C)
01000000	00000000	+64
01000000	00001000	+64.03215
01011111	00000000	+95
11110110	00000000	-10
11011000	00000000	-40

#### **Internal Calibration**

The DS1862 has two means for scaling an analog input to a digital result. The two devices alter the gain and offset of the signal to be calibrated. All of the inputs except internal temperature have unique registers for both the gain and the offset that can be found in Table 04h. See the table below for a complete description of internal calibration capabilities including right-shifting for all monitor channels.

**Table 9. Internal Calibration Capabilities** 

SIGNAL	INTERNAL SCALING	INTERNAL OFFSET	RIGHT- SHIFTING
Temperature	_	Х	
VCC2/3	Х	Х	_
IBIASMON	X	Х	Х
RSSI (RX-P)	X	Х	Х
AUX1MON	Х	Х	Х
AUX2MON	Х	Х	Х
BMD (TX-P)	X	Х	Х

To scale a specific input's gain and offset, the relationship between the analog input and the expected digital result must be known. The input that would produce a corresponding digital result of all zeroes is the null value (normally this input is GND). The input that would produce a corresponding digital result of all ones is the full-scale (FS) value minus one LSB. The FS value is also found by multiplying an all ones digital value by the weighted LSB. For example, a digital reading is 16 bits long, assume that the LSB is known to be  $50\mu\text{V}$ , then the FS value would be  $2^{16} \times 50\mu\text{V} = 3.2768\text{V}$ .

A binary search can be used to find the appropriate gain value to achieve the desired FS of the converter. Once the gain value is determined, then it can be

loaded into the appropriate channels' Gain register. This requires forcing two known voltages on to the monitor input pin. For best results, one of the forced voltages should be the NULL input and the other should be 90% of FS. Since the LSB of the least significant bit in the digital reading register is known, the expected digital results are also known for both the null and FS value inputs. Figure 9 describes the hysteresis built into the DS1862's LUT functionality.




Figure 9. Look-Up Table Hysteresis

With the exception of BMD, which can source or sink current, all monitored channels are high impedance and are only capable of directly measuring a voltage. If other measured quantities are desired, such as: light, frequency, power, current etc., they must be converted to a voltage. In this situation the user is not interested in voltage measurement on the monitored channel, but the measurement of the desired parameter. Only the relationship between the indirect measured quantity (light, frequency, power, current, etc.) to the expected digital result must be known.

An example of gain scaling using the recommended binary search procedure is provided with the following pseudo-code.

To help will the computation, two integers need to be defined: count 1 and count 2. CNT1 = NULL / LSB and CNT2 = 90%FS / LSB. CLAMP is the largest result that can be accommodated.

```
/* In addition, the requirement for LSB is 50µV. */
    FS = 65536 * 50e-6;
                                /* 3.2768 */
    CNT1 = 0.5 / 50e-6;
                                /* 10000 */
    CNT2 = 0.90*FS / 50e-6;
                                /* 58982 */
/* Thus the NULL input of 0.5V and the 90% of FS input
is 2.94912V. */
    set the trim-offset-register to zero:
    set Right-Shift register to zero (Typically zero.
    See the Right-Shifting section);
    gain_result = 0h;
    CLAMP = FFF8h/2^(Right_Shift_Register);
    For n = 15 down to 0
    begin
         gain_result = gain_result + 2^n;
         Force the 90% FS input (2.94912V);
         Meas2 = read the digital result from the part;
    If Meas2 >= CLAMP then
         gain_result = gain_result - 2^n;
    Else
         Force the NULL input (0.5V);
         Meas1 = read the digital result from the part;
```

/\* Assume that the Null input is 0.5V. \*/

The gain register is now set and the resolution of the conversion will best match the expected LSB. The next step is to calibrate the offset of the DS1862. With the correct gain value written to the gain register, again force the NULL input to the monitor pin. Read the digital result from the part (Meas1). The offset value is equal to negative value of Meas1.

if (Meas2 - Meas1) > (CNT2 - CNT1) then

gain\_result = gain\_result - 2^n;

Set the gain register to gain\_result;

OFFSET\_REGISTER = 
$$\left\lceil \frac{(-1)MEAS1}{4} \right\rceil$$

The calculated offset is now written to the DS1862 and the gain-and offset-scaling procedure is complete.

# Right-Shifting A/D Conversion Result (Scalable Dynamic Ranging)

Right-shifting is a digital method used to regain some of the lost ADC range of a calibrated system. If right-shifting is enabled, by simply loading a non-zero value into the appropriate Right-Shifting Register, then the DS1862 shifts the calibrated result just before it is stored into the monitor channels' register. If a system is calibrated so the maximum expected input results in a digital output value of less than 7FFFh (50% of FS), then it is a candidate for using the right-shifting method

If the maximum desired digital output is less than 7FFFh, then the calibrated system is using less than 1/2 the ADC's range. Similarly, if the maximum desired digital output is less than 1FFFh, then the calibrated system is only using 1/8th the ADC's range. For example, if an applied maximum analog signal yields a maximum digital output less than 1FFCh, then only 1/8th of the ADC's range is used. Right-shifting improves the resolution of the measured signal as part of internal calibration. Without right-shifting, the 3 MS bits of the ADC will never be used. In this example, a value of 3 for the right-shifting maximizes the ADC range and a larger gain setting must be loaded to achieve optimal conversion. No resolution is lost since this is a 13-bit converter that is left justified. The value can be right-shifted 3 times without losing any resolution. The following table describes when the right-shifting method can be effectively used.

Table 10. Right-Shifting Selection

OUTPUT RANGE USED WITH ZERO RIGHT-SHIFTS	NUMBER OF RIGHT- SHIFTS NEEDED
0h FFFFh	0
0h 7FFFh	1
0h 3FFFh	2
0h 1FFFh	3
0h 0FFFh	4

end:

#### Warning and Alarm Logic Based on AUX1/2MON, VCC2/3, Temp, RX-P, and IBIASMON

The DS1862 is capable of generating an alarm and/or warning whenever an analog monitored channel goes out of a user-defined tolerance. Temperature, bias current (based on IBIASMON), receive power (based on RSSI), AUX1MON, AUX2MON, and VCC2/3, are moni-

tored channels that generate latched flags. See the figure below for more detail pertaining to AUX1MON and AUX2MON. Flags are latched into a high state the first time a monitored channel goes out of the defined operating window and for each monitored signal there is a Mask bit that can be set to prevent the corresponding alarm or warning flag from being set. Once a flag is set, it is cleared by simply reading its memory location.




Figure 10. AUX1/2 Monitor Logic

#### Warning and Alarm Logic Based on Signal Conditioners

The DS1862 also has flags that are set by certain logical conditions on signal conditioner (SC) pins: SC-RX-LOL, SC-RX-LOS, SC-TX-LOS. Similarly, for each latched signal conditioner flag there are also mask bits that are capable of preventing the alarm or warning flag from causing an INTERRUPT pin to assert. Again, flags are cleared automatically whenever their memory address is read. See Figure 11 for more detail.

#### Quick-Trip Logic and FTEG Shutdown Functionality

In addition to alarms and warnings, the DS1862 also has quick-trip (QT) functionality (sometimes referred to

as fast alarms) that is capable of shutting down the LASER with the FETG pin in conjunction with shutting down IMODSET and IBIASSET. IBMD and IBIASSET currents are measured and are compared with user-defined trip points to set the quick-trip flags: QT LOW TX-P, QT HIGH TX-P, and QT HIGH BIAS. These flags are also capable of being masked to prevent FETG from being asserted when an out-of-tolerance condition is detected. FETG is not asserted by setting the TX-D pin, SOFT TX-D, or P-DOWN/RST pin to a high state, however, IMODSET, and IBIASSET will shut down. See Figure 12 for more detail.




Figure 11. Signal Conditioner and Other Logic




Figure 12. Safety Fault and Shutdown Logic

The polarity of the FETG pin can also be reversed by setting the FETG\_POL bit. Once a safety fault has occurred, the FETG pin and all of the attendant flags can only be reset by pulsing the P-DOWN/RST pin high for the reset time, treset, or by toggling the P-DOWN/RST bit in Byte 6Eh, bit 4. See the *Power-Down/Reset Pin* section for more details.

#### Power-Down/Reset Pin

The P-DOWN/RST pin is a multifunction input pin that resets and/or powers down the DS1862. Since the pin is internally pulled up, its normal state is released, which corresponds to power-down mode. If the P-DOWN/RST pin is released, or driven high, the DS1862 responds by shutting down the MODSET and BIASSET currents. Once the pin is pulled low, operation continues (if not inhibited by a safety fault). Besides powering down the DS1862, a high-going pulse with minimum reset time, treset, can be applied to the P-DOWN/RST pin. This is necessary to restart the DS1862, especially if it is in a safety shutdown condition and needs to be restarted

after the safety condition has been rectified. See the timing diagrams for proper pin timing.

#### Power-Down Functionality

During power-down mode IBIASSET and IMODSET drop below 10µA, effectively shutting down the laser. FETG is not asserted and safety faults do not occur during this period. During power-down, I<sup>2</sup>C communication is still active, but the signal conditioner pins EN1 and EN2 are noncontrollable and automatically change to the states: EN1 = 1 and EN2 = 0. Other internal flags/signals that are based on the signal conditioner inputs still reflect the status on the signal conditioner pins during power-down. For example, RX-LOS still reflects the status of SC-RX-LOS, and MOD-NR still reflects the logical states for the signal conditioner pins. Similarly, it is possible for FETG to be asserted, even though the BIASSET and MODSET currents are shut down. However, during power-down and a short period, tpDR-OFF, during powerup, TX-P Low flag is ignored (internally automatically masked out) and does not contribute to FETG's logic.

During an asserted period of P-DOWN/RST (DS1862 in power-down), and  $V_{CC3}$  is cycled, the DS1862 remains in power-down mode upon power-up. While in power-down mode the  $\overline{\text{INTERRUPT}}$  pin does not assert. Once  $V_{CC3}$  has returned, the reset done flag asserts after the interrupt assert delay,  $t_{INIT}$  ON.

#### Reset Functionality

Besides powering down the DS1862, the P-DOWN/RST pin also functions to reset the DS1862. After a highgoing pulse of time tRESET, several events occur within the DS1862. First, MODSET and BIASSET currents shut down and are then reinstated. Second, between the rising edge of the reset pulse and the assertion of the reset-done flag (t<sub>INIT</sub>), the low TX-P flag is ignored and does not cause FETG to trip. After time t<sub>INIT</sub>, the low TX-P flag becomes functional. Also, at this time, the reset-done flag is asserted, causing an interrupt to be generated. If there are no faults before t<sub>INIT</sub>, then no interrupts are asserted on the INTERRUPT pin.

If  $V_{CC3}$  is powered up while P-DOWN/RST is high, then the reset-done flag must be cleared twice. The first time the reset-done flag is generated by  $V_{CC3}$  powering up, the second time reset-done is generated by a falling edge on P-DOWN/RST. If  $V_{CC3}$  is continuously powered while P-DOWN/RST is low then only one reset-done flag needs to be cleared. See the timing diagrams for graphical detail.

#### \_D\$1862 Memory Map

#### **Memory Organization**

The DS1862 features six separate memory tables that are internally organized into four byte rows. The Lower Memory is addressed from 00h to 7Fh and contains alarm and warning thresholds, flags, masks, several control registers, password entry area (PE), and the Table Select byte. Table 01h primarily contains user

EEPROM as well as several control bytes for various functions. Table 02h is strictly user EEPROM that is protected by a host password. Table 03h is strictly used for controlling the extinction ratio with an LUT. Table 04h is a multifunction space that contains internal calibration values for monitored channels, LUT index pointers, and miscellaneous control bytes. Table 05h is factory programmed and stores SCALE values for use with suggested external temperature sensors. Also, one byte in Table 05h controls the THRSET voltage source and is completely accessible without any password protection. See the *Memory* section for a more complete detail of each byte's function, as well as Table 11 for read/write permissions for each Byte. Many nonvolatile memory locations (listed within the Detailed Register Description section) are actually SRAM-Shadowed EEPROM, which are controlled by the SEEB bit in Table 4, Byte B2h.

The DS1862 incorporates SRAM-shadowed EEPROM memory locations for key memory addresses that may be rewritten many times. By default the Shadowed EEPROM Bit, SEEB, is not set and these locations act as ordinary EEPROM. By setting SEEB, these locations begin to function like SRAM cells, which allow an infinite number of write cycles without concern of wearing out the EEPROM. This also eliminates the requirement for the EEPROM write time, twn. Because changes made with SEEB enabled do not affect the EEPROM, these changes are not retained through power cycles. The power-up value is the last value written with SEEB disabled. This function can be used to limit the number of EEPROM writes during calibration or to change the monitor thresholds periodically during normal operation helping to reduce the number of times EEPROM is written. The Memory Map description indicates which locations are shadowed-EEPROM.




Figure 13. General View of DS1862 Memory Organization

#### **Register Map**

#### **Table 11. Permission Table**

PERMISSION	READ	WRITE
<0>	,	this row is different than s, so look at each byte nissions.
<1>	ALL	ALL
<2>	ALL	MODULE
<3>	ALL	HOST
<4>	MODULE	MODULE
<5>	ALL	FACTORY
<6>	NEVER	HOST
<7>	NEVER	MODUL F

					LO	WER	MEMOF	Y (00H	-7FH)								
ADDRESS	WOI	RD 0				WOR	D 1			W	ORD 2				WOR	D 3	
(hex)	BYTE 0/8	BYTE	1/9	В	YTE 2/	Α	ВҮТ	3/B	ВҮТ	TE 4/C	В	/TE 5/D		BYTE	6/E	ВҮТЕ	7/F
00<0,2>	EE	Signal (	Cond		Ter	mp Al	arm Hi			Temp	o Alarm	Lo		Ţ	emp W	arn Hi	
08<2>	Temp V	Varn Lo			VC	C3 Ala	arm Hi*			V <sub>CC3</sub>	Alarm	Lo*		V	CC3 Wa	arn Hi*	
10<2>	V <sub>CC3</sub> W	arn Lo*			Bia	as Ala	arm Hi			Bias	Alarm	Lo			Bias Wa	arn Hi	
18<2>	Bias W	arn Lo			TX	-P Ala	arm Hi			TX-P	Alarm	Lo		_	TX-P W	arn Hi	
20<2>	TX-P W	/arn Lo			RX	C-P Ala	arm Hi			RX-F	Alarm	Lo		arn Hi			
28<2>	RX-P W	/arn Lo			Au	x1 Ala	arm Hi			Aux1	l Alarm	Lo		A	Aux1 W	arn Hi	
30<2>	Aux1 V	/arn Lo			Au	x2 Ala	arm Hi			Aux2	2 Alarm	Lo		A	Aux2 W	arn Hi	
38<0,2>	Aux2 V	/arn Lo			EE		E	Ξ	Res	served	R	eserved		Reserv	red	Rese	rved
40<1>	Reserved	Reser	ved	Re	eserve	d	Rese	rved	Res	served	R	eserved		SRAI	M	SRA	λM
48<1>	SRAM	SRA	М		SRAM		SRA		SF	RAM		SRAM		SRAI		SRA	
50<1>	Temp/Res/Bias/ TxP Alarm	RxP/Aux1 Res Al			)/Res/E :P Warr		RxP/Aux <sup>-</sup> Res V			x Misc ags		pd/Tec/ e/Res Fla		VCC5/3/2 Alarm F		V <sub>CC5/3</sub> Warn	
58<1>	Temp/Res/Bias/ TxP Mask	RxP/Aux1 Res M			/Res/E :P Masl		RxP/Aux Res N			lx Misc lask		Tec/Wav es Mask		VCC5/3/2 Alarm N		V <sub>CC5/3</sub> Warn	
60<1>	Temp	Value			VC	C2/3 \	√alue*			Bia	as Value	9			TX-P V	'alue	
68<1>	RX-P	Value			Д	ux1 V	/alue			Au	x2 Valu	е		GCS	1	GC	S0
70<0,1>	Reserved	Reser	ved	R	eserve	d	Rese	rved	Р	OA	R	eserved		PEC_I	ΞN	Host	PW
78<0,1>	Host PW	Host	PW	H	łost PV	V		PWE (	MSB)			PW	/E (LS	SB)		Table S	Select
		T	_				PANDED										
BYTE	BYTE/WORD	Bi		Bit			Bit5	Bit			it3	Bit			it1		t0**
(hex)	NAME	bit <sub>15</sub>		bit <sub>13</sub>		bit <sub>11</sub>	_	bit <sub>9</sub>	bit <sub>8</sub>	bit <sub>7</sub>	bit <sub>6</sub>	bit <sub>5</sub>	bit4	bit <sub>3</sub>	bit <sub>2</sub>	bit <sub>1</sub>	bit <sub>0</sub>
01	Signal Cond<1>	El		El			EE	El		Е	E	EN2 V		EN1	Value	+	T1-221
50	<1>	L-HI-T A		L-LO-T Al		Res	served	Rese	rved	L-HI-B	IAS-AL	L-LO-E AL	_	L-HI-T	X-P-AL		O-TX- AL
51	<1>	L-HI-R	K-P-AL	L-LO-l Al			I-AUX1- AL	L-LO-A			AUX2- AL	L-LO-A AL		Res	erved	Rese	erved
52	<1>	L-HI-TE	MP-W	L-LO-T W		Res	served	Rese	rved	L-HI-E	BIAS-W	L-LO-BI	AS-V	V L-HI-1	TX-P-W	L-LO-	ΓX-P-W
53	<1>	L-HI-R	X-P-W	L-LO-R	X-P-W	L-HI-	AUX1-W	L-LO-A		L-HI-A	.UX2-W	L-LO-A W		Res	<i>erv</i> ed	Rese	erved
54	<1>	L-TX	-NR	L-T)	X-F	L-TX-	CDR-NL	L-RX	-NR	L-RX	(-LOS	L-RX-C[	DR-N	L L-MC	D-NR		SET- NE
55	<1>	L-APD-	SUP-F	L-TE	C-F	L-W	AVE-NL	Rese	rved	Rese	erved	Reser	ved	Res	erved	Rese	erved
56	<1>	L-HI-V	C5-AL	L-LO-Y		L-HI-	VCC3-AL	L-LO-\		L-HI-V	CC2-AL	L-LO-V AL		L-HI-V	'EE5-AL		-V <sub>EE5</sub> - AL

<sup>\*</sup>V<sub>CC2/3</sub> are in reserved locations.

					EXPA	NDED	BYTES	S (CON	TINUE	D)							
BYTE	BYTE/WORD	Bi	t7	Bi	t6*	В	t5	В	it4	Bi	t3	Bi	t2	В	it1	Bit	t0**
(hex)	NAME	bit <sub>15</sub>	bit <sub>14</sub>	bit <sub>13</sub>	bit <sub>12</sub>	bit <sub>11</sub>	bit <sub>10</sub>	bit <sub>9</sub>	bit <sub>8</sub>	bit <sub>7</sub>	bit <sub>6</sub>	bit <sub>5</sub>	bit4	bit <sub>3</sub>	bit <sub>2</sub>	bit <sub>1</sub>	bit <sub>0</sub>
57	<1>	L-HI-V	CC5-W	L-LO-V	CC5-W	L-HI-V	CC3-W	L-LO-\	CC3-W	L-HI-V	CC2-W	L-LO-V	CC2-W	L-HI-V	<sub>EE5</sub> -W	L-LO-\	VEE5-W
58	<1>	HI-TEN MA		LO-TE MA	MP-AL ASK	Rese	erved	Rese	erved	HI-BIA MA	AS-AL SK	LO-BI MA	AS-AL SK		(-P-AL ASK		K-P-AL ASK
59	<1>	HI-RX MA		_	X-P-AL ASK	_	X1-AL \SK		JX1-AL ASK	HI-AU MA	X2-AL SK	LO-AUX2-AL MASK		Reserved		Rese	erved
5A	<1>	HI-TE MA	MP-W SK	_	MP-W ASK	Rese	erved	Rese	erved	HI-BI. MA	AS-W .SK	LO-BI MA	AS-W SK		K-P-W ASK	_	X-P-W ASK
5B	<1>	HI-RX MA		_	X-P-W ASK		JX1-W \SK	_	JX1-W ASK	HI-AL MA		LO-AU MA	JX2-W \SK	Rese	erved	Rese	erved
5C	<1>	TX-NR	MASK	TX-F	MASK	TX-CI	OR-NL NSK	RX-NR	MASK	RX- MA	-	RX-CI MA	OR-NL ISK	_	D-NR ASK		SET- MASK
5D	<1>	APD-S MA		TEC-F	MASK		E-NL \SK	Rese	erved	Rese	erved	Rese	erved	Rese	erved	Rese	erved
5E	<1>	HI-VC MA		_	CC5-AL ASK	HI-VC	C3-AL \SK	LO-V <sub>CC3</sub> -AL MASK		HI-VC MA		LO-V <sub>CC2</sub> -AL MASK			E5-AL ASK		EE5-AL ASK
5F	<1>	HI-V <sub>C</sub>			CC5-W	-	C3-W	,	CC3-W ASK	HI-V <sub>C</sub>		LO-Vo		_	<sub>E5</sub> -W		<sub>EE5</sub> -W ASK
6E	<1>	TX	-D	SOFT	TX-D	MOI	D-NR	P-DOV	VN/RST		FT DWN	INTER	RRUPT	RX-	LOS	DAT	A-NR
6F	<1>	TX-	NR	TX	<-F	TX-C	DR-NL	RX-	-NR	RX-C	DR-NL	Rese	erved	Rese	erved	Rese	erved
74	POA <1>	PC	DΑ	Rese	erved	Rese	erved	Rese	erved	Rese	erved	Rese	erved	Rese	erved	Rese	erved
77	Host PW<6>	25	31	25	30	2	29	2	28	2	27	22	26	2	25	2	24
78	Host PW<6>	22	23	2	22	2	21	2	20	2	19	2	18	2	17	2	16
79	Host PW<6>	2	15	2	14	2	13	2	12	2	11	2	10	2	9	2	<u>8</u>
7A	Host PW<6>	2	7	2	<u>6</u>	2	5	2	24	2	3	2	2	2	21	2	0
7B	PWE<6>	2 <sup>3</sup>	31	2	30	2	29	2	28	2	27	22	26	2	25	2	24
7C	PWE<6>	22	23	2	22	2	21	2	20	2	19	2	18	2	17	2	16
7D	PWE<6>	2	15	2	14	2	13	2	12	2	11	210		2	9	2	28
7E	PWE<6>	2	7	2	26	2	5	2	24	2	3	2	2	2	21	2	0
7F	Table Select<1>	2	7	2	6	2	5	2	4	2	3	2	2	2	1	2	0_0

<sup>\*</sup>Bit 6 and Bit 3 of Byte 6Eh are masked by Bit 6 and Bit 5 of Byte DDh in Table 01h, respectively.

<sup>\*\*</sup>Bit 0 of Address 01h can be written only if Bit 0 of Byte DDh in Table 01h is set.

						TA	BLE 0	1H (SEF	RIAL ID I	ИЕМО	RY)																				
ADDR	ESS		WOR	RD 0			WOF	RD 1			W	ORD 2					WOR	D 3													
(hex	x)	Byte 0/8	3	Byte 1	/9	Byte	2/A	Byte	3/B	Ву	te 4/C	E	Byte 5/D	)	В	yte 6/l	E	Byte	e 7/F												
80<2	2>	EE		EE		EE		E	Ε		EE		EE			EE		Е	Ε												
88<2	2>	EE		EE		EE		E	Ε		EE		EE			EE		Е	Ε												
90<2	2>	EE		EE		EE		Е	E		EE		EE			EE		Е	E												
98<2	2>	EE		EE		EE		Е	E		EE		EE			EE		Е	E												
A0<2	2>	EE		EE		EE		Е	E		EE		EE			EE		Е	E												
A8<	2>	EE		EE		EE		Е	E		EE		EE			EE		Е	E												
B0<2	2>	EE		EE		EE		Е	E		EE		EE		EE		Е	E													
B8<2	2>	EE		EE		EE		Е	E		EE		EE		EE		EE		EE		EE		EE		EE			EE		Е	E
C0<2		EE		EE		EE		Е	E		EE		EE	EE		EE		EE		EE		EE		EE		EE		Е	E		
C8<	2>	EE		EE		EE		Е	E		EE		EE			EE		Е	E												
D0<	2>	EE		EE		EE		Е	E		EE		EE			EE		Е	E												
D8<	2>	EE		EE		EE		Е	Έ	Vcc	:2/3_Sel	_	Mem 6 enable	6Eh		X1/2 L Select		E	Ε												
E0<2	2>	EE		EE		EE		E	Ε		EE		EE		EE		E	E													
E8<2	2>	EE		EE		EE		E	Ε		EE		EE EE			E	Ε														
F0<2	2>	EE	ĺ	EE		EE		Е	E		EE		EE			EE	ĺ	Е	Ε												
F8<2	2>	EE		EE		EE		E	Ε		EE		EE			EE		Е	Ε												
							E	KPANDI	D BYT	ES																					
BYTE	ВҮТ	E/WORD		Bit7	В	it6	В	it5	Bit	4	Bi	t3	В	it2		Bi	t1	E	3it0												
(hex)	N	AME	bit <sub>1</sub>	5 bit <sub>14</sub>	bit <sub>13</sub>	bit <sub>12</sub>	bit11	bit <sub>10</sub>	bit9	bit <sub>8</sub>	bit <sub>7</sub>	bit <sub>6</sub>	bit5	bit	4	bit3	bit2	bit <sub>1</sub>	bit <sub>0</sub>												
		EE		EE	E	EE	Е	Ε	El		Е	E	E	ΞE		El	E		EE												
DC<2>			Re	eserved	Res	erved	Res	erved	Rese	rved	Rese	rved	Res	ervea		Rese	erved	Vcc	2/3_Sel												
DD<2>	LON	Mem EN	Re	eserved		le 6Eh, it 6		e 6Eh, t 3	Rese	rved	Rese	erved	Res	ervea	· T	Rese	erved	LO	CK-bit												
DE<2>	AUX1/2	UNIT SEL	AUX	1-SEL 2 <sup>3</sup>	AUX1	-SEL 2 <sup>2</sup>	AUX1-	SEL 2 <sup>1</sup>	AUX1-S	SEL 2 <sup>0</sup>	AUX2-S	SEL 2 <sup>3</sup>	AUX2	-SEL :	22 A	\UX2-9	SEL 2 <sup>1</sup>	AUX2	SEL 2												

**Note:** Byte DDh <6:5> of Table 01h enables bit 6 and bit 3 of Byte 6Eh in the lower memory.

			TABLE 02	H (HOST USE	R MEMORY)						
ADDRESS	WO	RD 0	WOI	RD 1	WO	RD 2	WORD 3				
(hex)	Byte 0/8	Byte 0/8 Byte 1/9 Byte 2/A Byte 3/B Byte 4/C Byte 5/					Byte 6/E	Byte 7/F			
80-FF<3>	EE	EE	EE EE EE EE EE								

		,	TABLE 03H (N	ODSET LOOK	(-UP TABLE)			
ADDRESS	WOI	RD 0	WOI	RD 1	WO	WO	RD 3	
(hex)	Byte 0/8	Byte 1/9	Byte 2/A	Byte 3/B	Byte 4/C	Byte 5/D	Byte 6/E	Byte 7/F
80–87<4>	EE, < -40°C	EE, -40°C	EE, -38°C	EE, -36°C	EE, -34°C	EE, -32°C	EE, -30°C	EE, -28°C
88-BF<4>	_	_	_	_	_	_	_	_
C0-C7<4>	EE, +88°C	EE, +90°C	EE, +92°C	EE, +94°C	EE, +96°C	EE, +98°C	EE, +100°C	EE, > +102°C

ADDRES	s	WO	RD 0	)			wo	RD 1			WORE	2			WOR	D 3	
(hex)		Byte 0/8		Byte 1	/9	Byte	2/A	Byte	3/B	Byte 4	I/C	Byte 5/	D	Byte 6	6/E	Byte	7/F
80<4>	F	Reserved		Bias sh TX-P sh	′ .	RX-P AUX1		AUX2 Rese	2 shift erved	APC course se		APC fine setting	ng	LUT cur range		Con Regis	
88<4>	Quid	ck trip TX-P high		Quick to TX-P lo		QT hig sett		Cor Regis	ntrol ster 2	Resen	ved	Reserve	ed	Reserv	/ed	Rese	rved
90<4>	F	Reserved	ı	Reserv	red	Scale V <sub>C</sub>		Scale V <sub>C</sub>		Scale N BIAS		Scale LSB BIA	S	Scale MSB T		Sca LSB 1	
98<4>	Scale	e MSB RX-P	L	Scale LSB RX		Scale MSB AUX1		Sc. LSB /	ale AUX1	Scal MSB Al		Scale LS AUX2	SB	Reserv	/ed	Rese	rved
A0<4>	Offse	t MSB temp	L	Offse LSB ter		Offset V <sub>C</sub>		Off LSB	set V <sub>CC3</sub>	Offse MSB B		Offset LSB BIAS		Offset N		Offs LSB 1	
A8<4>	Offse	et MSB RX-P	L	Offse LSB RX		Offset AU		Off LSB /	set AUX1	Offset N		Offset LS	SB	Reserv	/ed	Rese	rved
B0<4>		JT INDEX pointer	L	_UT val	ue	LUT_	_conf	Rese	erved	DAC sta	atus	Reserve	ed	Resen	/ed	Rese	rved
B8<4>	Мс	dule PWD setting	М	odule F settinç		Module sett		Module sett									
		1						EXPAND	ED BYTI	ES				1			
BYTE	BYTE			Bit		Bi	t5	В	it4	В	it3	В	it2	В	it1	Bi	it0
(hex)	NAME				bit <sub>12</sub>	bit <sub>11</sub>	bit <sub>10</sub>	bit <sub>9</sub>	bitg	bit <sub>7</sub>	bit <sub>6</sub>	bit <sub>5</sub>	bit <sub>4</sub>	bit <sub>3</sub>	bit <sub>2</sub>	bit <sub>1</sub>	bit <sub>0</sub>
81	<4>	Bias shift	_ i	Bias sh	i	Bias s			shift 2 <sup>0</sup>	1	shift 23		shift 2 <sup>2</sup>	-	shift 2 <sup>1</sup>		shift 20
82	<4>	RX-P shi	ft	Rx-P s 2 <sup>2</sup>		Rx-P 2			P shift 20		1 shift 2 <sup>3</sup>		1 shift 22		1 shift 21		1 shift o
83	<4>	AUX2 sh	ift	AUX2 2 <sup>2</sup>		AUX2 shift 2 <sup>1</sup>		AUX2 shift 2 <sup>0</sup>		Reserved		Reserved				Rese	erved
84	<4>	APC 2 <sup>9</sup>		APC	28	APC	27	AP	C 2 <sup>6</sup>	AP	C 2 <sup>5</sup>	APO	C 2 <sup>4</sup>	_	C 2 <sup>3</sup>		C 2 <sup>2</sup>
85	<4>	Reserve		Resei		Rese			erved	+	erved		erved	_	C 2 <sup>1</sup>	-	C 2 <sup>0</sup>
86	<4>	Reserve	-	Resei		Rese			erved	Res	erved	LUT ra	nge 2 <sup>2</sup>	LUT ra	inge 2 <sup>1</sup>	LUT ra	nge 2 <sup>0</sup>
87	<4>	FET_PO	L	QT TX- mas		QT Bl. ma			K-P LO ask	Res	erved	Res	erved	scr_s	sink_b	Rese	erved
8B	<4>	Reserve	d	Resei	rved	Resei ena		TEMP.	_int-ext	Res	erved	EN Va	lue 2 <sup>1</sup>	EN Va	alue 2 <sup>0</sup>	EN1/2	2 MUX
B2	LUT_C ONF <4		d	Resei	rved	Rese	erved	Res	erved	Res	erved	SE	EB	TE	ΞN	AE	ΞN
B4	<4>	Safety fla	ıg	Shutd	own	Rese	erved		X-P LO .AG		X-P HI _AG		AS HI AG	Rese	erved	Rese	erved
В8	Module PW<7			230	0	2 <sup>2</sup>	29	2	28	2	27	2	26	2	25	224	
В9	Module PW<7			222	2	2 <sup>2</sup>	21	2	20	2	19	2	18	2	17	2	16
ВА	Module PW<7			214	4	21	13	2	12	2	<u>5</u> 11	2	10	2	9	2	<u>8</u>
BB	Module PW<7	')/		26	3	2	5	2	24	2 <sup>3</sup>		2 <sup>2</sup>		21		2	0

					TAB	LE 05H	l (OPTI	ONAL	OFFSET	S AND	THRSE	T)									
ADDR	ESS	WOR	D 0			WOR	D 1			WOF	RD 2			WORD 3							
(he	x)	Byte 0/8	Byte 1/	9	Byte 2	/A	Byte	3/B	Byte	4/C	Byt	ı	Byte 6/	Æ	E Byte 7						
80–8	10-87 DS60 SCALE LM50 SCALE Reserved Reserved V <sub>TH</sub> DAC Value <1>																				
				•			EX	PAND	D BYTE	S											
BYTE	BY	TE/WORD	Bit	7	Bit6 Bit5			t5	Bit4 Bit3			Bi	Bit2		Bit1 Bit0		t0				
(hex)		NAME	bit <sub>15</sub>	bit <sub>14</sub>	bit13	bit <sub>12</sub>	bit11	bit <sub>10</sub>	bit9	bit <sub>8</sub>	bit7	bit <sub>6</sub>	bit5	bit4	bit3	bit <sub>2</sub>	bit <sub>1</sub>	bit <sub>0</sub>			
80	DS60	SCALE <5>	2 <sup>15</sup>	214	213	212	211	210	2 <sup>9</sup>	28	27	2 <sup>6</sup>	2 <sup>5</sup>	24	2 <sup>3</sup>	22	21	20			
82	82 LM50 SCALE <5> 2 <sup>15</sup> 2 <sup>14</sup> 2 <sup>13</sup> 2 <sup>12</sup> 2 <sup>11</sup> 2 <sup>10</sup> 2 <sup>9</sup> 2 <sup>8</sup> 2 <sup>7</sup> 2 <sup>6</sup> 2 <sup>5</sup> 2 <sup>4</sup> 2 <sup>3</sup> 2 <sup>2</sup> 2 <sup>1</sup> 2 <sup>0</sup>								20												
87 VTHRSET_Value 2 <sup>7</sup> 2 <sup>6</sup> 2 <sup>5</sup> 2 <sup>4</sup>						2	0	2	0		21	2									

#### **Detailed Register Description**

#### **Conventions**

Name of Row

- Name of Byte ......< Read/Write><Volatile>< Power-On Value>
- Name of Byte ...... < Read/Write > < Nonvolatile > < Factory Default Setting >
- Name of Byte ......
   Read/Write><Shadowed Nonvolatile><Factory-Default Setting>
- Name of Byte ......<Read/Write><Status><Power-On Value>

#### **Lower Memory**

00h

• User EE ...... R-all / W-all >< Shadowed Nonvolatile><00>

01h

• SRAM......< R-all / W-all ><Volatile><00> Bit 0 can only be written if Table 01h, Byte DDh, bits <0> is high. Bits <2:1> control EN2 and EN1, repectively.

 $02h \rightarrow 39h$ 

Alarms and warnings......
 R-all / W-Module ><Shadowed Nonvolatile ><Note\*> These registers set the 16-bit threshold level for corresponding monitor channels. \*Note: High alarm and warnings factory default to FFFFh, and low alarm shut warnings default to 0000h.

3Ah, 3Bh

• User EE ...... R-all / W-all >< Shadowed Nonvolatile><00>

 $46h \rightarrow 4Fh$ 

• *User SRAM* ...... < R-all / W-all ><Volatile><00>

 $50h \rightarrow 57h$ 

 $58h \rightarrow 5Fh$ 

masks......
 R-all / W-all >< Nonvolatile><00> These mask bits internally block the signals that
drive the INTERRUPT pin. A low setting causes the corresponding monitor channel
to drive the INTERRUPT pin.

 $60h \rightarrow 6Dh$ 

6Eh

- Bit 0: DATA\_NOT\_READY. Bit is high until DS1862 has achieved power-up. Bit goes low, signaling that monitor channel data is ready to be read.
- Bit 1: RX-LOS. Indicates optical loss of the signal and is updated within tLOS-ON.
- Bit 2: Interrupt. Indicates the state of the INTERRUPT pin and is updated within t<sub>INIT ON</sub>.
- Bit 3: Soft P-DOWN/RST. R/W bit that places the DS1862 in power-down mode. Toggle to reset.
- Bit 4: P-DOWN/RST. Indicates the digital state of the P-DOWN/RST pin and is updated within tpDR-ON.
- Bit 5: MOD\_NR State. Indicates the state of MOD\_NR pin and is updated within tpDR-ON.
- Bit 6: Soft TX-D. R/W bit that disables (shuts down) IBIASSET and IMODSET.
- Bit 7: TX-D. Indicates the digital state of the TX-D pin and is updated within tOFF.

#### 6Fh

- 6Fh GCS0 ...... < R-all / W-all ><Status><XX> These are nonlatched flags, indicating the real-time digital state of a corresponding signal.
- Bit 0: Reserved.
- Bit 1: Reserved.
- Bit 2: Reserved.
- Bit 3: RX\_CDR not locked. Indicates LOL in Rx path CDR.
- Bit 4: RX\_NR state. Indicates a NOT READY condition in the Rx path.
- Bit 5: Reserved.
- Bit 6: TX-FAULT State. Indicates a laser safety fault condition.
- Bit 7: TX-NR State. Indicates a NOT READY condition on the Tx path.

#### 74h

• POA...... < R-all / W-all >< Volatile><00> A high on bit 7 indicates that VCC3 is below the Power-on analog trip point, POA.

#### 76h

• PEC Enable............. < R-all / W-all ><Volatile><00> Bit 0 is used to enable PEC. A value of 1 enables PEC.

#### $77h \rightarrow 7Ah$

• Host PW Change ........... < R-never / W-Host ><Shadowed Nonvolatile P><00> This is the 32-bit location that the DS1862 uses to compare with the PWE to grant host password access.

#### $7Bh \rightarrow 7Eh$

#### 7Fh

• Table Select......< R-all / W-all ><Volatile><01> This is the 8-bit register that controls which section of upper memory (table) is being adressed by I<sup>2</sup>C. A value of 00h and 01h results in adressing Table 01h. Values above 05h are accepted, but do not correspond to any physical memory.

#### Table 01h

#### 80h → DBh

• User EE..... < R-all / W-Module ><Nonvolatile><00>

#### DCh

VCC2/3\_Sel.....
 R-all / W-Module ><Shadowed Nonvolatile><00> Bit 0 of this register controls whether VCC2 or VCC3 is internally measured by the VCC2/3 monitor channel. A '1' selects VCC2 to be measured.



DDh	
• 6Eh Enable	< R-all / W-Module > <shadowed nonvolatile="">&lt;00&gt; If bit 5 is high, then bit 3 of 6Eh is not masked. If bit 6 is high, then bit 6 of 6Eh is not masked. Bit 0 is the Lock_Bit. If set, Lower Memory address 01h, bit 0 is writable.</shadowed>
DEh	
• AUX1/2 Unit Sel	< R-all / W-Module > <shadowed nonvolatile="">&lt;00&gt; These two 4-bit values define what is being meausred on AUX1MON and AUX2MON. MSB is AUX1MON unit select and LSB is AUX2MON unit select. See Table 5 for more detail.</shadowed>
DFh	
<ul> <li>User EE</li> </ul>	< R-all / W-Module > < Shadowed Nonvolatile > < 00>
$E0h \rightarrow FFh$	
User EE	< R-all / W-Module > <nonvolatile>&lt;00&gt;</nonvolatile>
Table 02h	
$80h \rightarrow FFh$	
User EE	< R-all / W-Host > <nonvolatile>&lt;00&gt;</nonvolatile>
Table 03h	
80h → C7h	
• LUT	< R-Module / W-Module > <nonvolatile>&lt;00&gt; These registers control the output current on MODSET as a function of temperature.</nonvolatile>
Table 04h	
80h → B8h	
81h	
Bias shift	< R-Module / W-Module > <shadowed nonvolatile="">&lt;0&gt; This 4-bit value in &lt;7:4&gt; defines how many right-shifts IBIASMON monitor channel receives. The MSB is bit 7.</shadowed>
• TX-P shift	< R-Module / W-Module > <shadowed nonvolatile="">&lt;0&gt; This 4-bit value in &lt;3:0&gt; defines how many right-shifts TX-P (BMD) monitor channel receives. The MSB is bit 3.</shadowed>
82h	
• AUX1 shift	R-Module / W-Module > <shadowed nonvolatile="">&lt;0&gt; This 4-bit value in &lt;7:4&gt; defines how many right-shifts AUX1MON monitor channel receives. The MSB is bit 7.</shadowed>
• RX-P shift	< R-Module / W-Module > < Shadowed Nonvolatile > < 0 > This 4-bit value in <3:0 > defines how many right-shifts RX-P (RSSI) monitor channel receives. The MSB is bit 3.
83h	
• AUX2 shift	< R-Module / W-Module > <shadowed nonvolatile="">&lt;0&gt; This 4-bit value in &lt;7:4&gt; defines how many right-shifts AUX2MON monitor channel receives. The MSB is bit 3.</shadowed>
84h	
APC REF COARSE	< R-Module / W-Module > <shadowed nonvolatile="">&lt;00&gt; This 8-bit value sets the coarse APC current on BMD.</shadowed>



85h
• APC REF FINE < R-Module / W-Module > <shadowed nonvolatile="">&lt;00&gt; This 2-bit value in &lt;1:0&gt; sets the fine APC current on BMD. The MSB is bit 6.</shadowed>
86h
• LUT Range< R-Module / W-Module > <shadowed nonvolatile="">&lt;00&gt; This 3-bit register in &lt;2:0&gt; sets the current range on MODSET. The MSB is bit 2.</shadowed>
87h
<ul> <li>Control Reg1&lt; R-Module / W-Module &gt;<shadowed nonvolatile="">&lt;00&gt;</shadowed></li> </ul>
Bit 0: Reserved.
Bit 1: SRC_SNK_B. If set, then BMD sources current, otherwise BMD sinks current.
Bit 2: Reserved.
Bit 3: Reserved.
Bit 4: QT TX-P Low mask. If set, then TX-P low does not have the ability to cause a safety fault.
Bit 5: QT HIGH BIAS mask. If set, then HIGH BIAS does not have the ability to cause a safety fault.
Bit 6: QT TX-P High mask. If set, then TX-P high does not have the ability to cause a safety fault.
Bit 7: FETG_POL. If set, then FETG asserts with a high logic level, otherwise it asserts with a low logic level.
88h
<ul> <li>QT TX-P HI</li> <li>R-Module / W-Module &gt;<shadowed nonvolatile=""><ff> This is the TX-P quick-trip threshold setting that is used as a comparison to generate a TX-P High saftey fault.</ff></shadowed></li> </ul>
89h
<ul> <li>QT TX-P LO</li> <li>R-Module / W-Module &gt;<shadowed nonvolatile="">&lt;00&gt; This is the TX-P quick-trip threshold setting that is used as a comparison to generate a TX-P Low saftey fault.</shadowed></li> </ul>
8Ah
<ul> <li>QT HIGH BIAS</li> <li>R-Module / W-Module &gt;<shadowed nonvolatile=""><ff> This is the TX-P quick-trip threshold setting that is used as a comparison to generate a BIAS High saftey fault.</ff></shadowed></li> </ul>
8Bh
<ul> <li>Control Reg2</li> <li>R-Module / W-Module &gt;<shadowed nonvolatile="">&lt;00&gt;.</shadowed></li> </ul>
Bit 0: Reserved.
Bit 1: Reserved.
Bit 2: Reserved.
Bit 3: Reserved.
Bit 4: TEMP_INT-EXT. If set, then the LUT index pointer is controlled by AUX2MON. Otherwise the internal temperature sensor controls the LUT.
Bit 5: Reserve_EN. If set, then V <sub>CC2/3</sub> is actively updated in the monitor loop.
Bit 6: Reserved.

Bit 7: Reserved.

92h	
	< R-Module / W-Module > < Shadowed Nonvolatile > < Factory Trimmed > This 16-bit register controls the scale value for the $V_{\rm CC2/3}$ monitor channel.
94h	
BIAS SCALE	< R-Module / W-Module > < Shadowed Nonvolatile > < Factory Trimmed > This 16-bit register controls the scale value for the BIAS monitor channel.
96h	
• TX-P SCALE	< R-Module / W-Module > < Shadowed Nonvolatile > < Factory Trimmed > This 16-bit register controls the scale value for the TX-P (BMD) monitor channel.
98h	
	< R-Module / W-Module > < Shadowed Nonvolatile > < Factory Trimmed > This 16-bit register controls the scale value for the RX-P (RSSI) monitor channel.
9Ah	
	< R-Module / W-Module > < Shadowed Nonvolatile > < Factory Trimmed > This 16-bit register controls the scale value for the AUX1MON monitor channel.
9Ch	
	< R-Module / W-Module > < Shadowed Nonvolatile > < Factory Trimmed > This 16-bit register controls the scale value for the AUX2MON monitor channel.
A0h	
TEMP OFFSET	< R-Module / W-Module > < Shadowed Nonvolatile > < Factory Trimmed > This 16-bit register controls the offset value for the internal temperature monitor channel.
A2h	
• V <sub>CC2/3</sub> OFFSET	< R-Module / W-Module > <shadowed nonvolatile="">&lt;0000&gt; This 16-bit register controls the offset value for the V<sub>CC2/3</sub> monitor channel.</shadowed>
A4h	
BIAS OFFSET	< R-Module / W-Module > < Shadowed Nonvolatile > < 0000 > This 16-bit register controls the offset value for the BIAS monitor channel.
A6h	
• TX-P OFFSET	< R-Module / W-Module > <shadowed nonvolatile=""> &lt;0000&gt; This 16-bit register controls the offset value for the TX-P (BMD) monitor channel.</shadowed>
A8h	
• RX-P OFFSET	< R-Module / W-Module > < Shadowed Nonvolatile > < 0000 > This 16-bit register controls the offset value for the RX_P (RSSI) monitor channel.
AAh	
• AUX1 OFFSET	< R-Module / W-Module > < Shadowed Nonvolatile > < 0000 > This 16-bit register controls the offset value for the AUX1MON monitor channel.
ACh	
• AUX2 OFFSET	< R-Module / W-Module > < Shadowed Nonvolatile > < 0000 > This 16-bit register controls the offset value for the AUX2MON monitor channel.
B0h	
• LUT INDEX PNTR	< R-Module / W-Module > <volatile><xx> This register controls the index pointer vaue for the LUT. It is automatically updaded (in normal operating mode) and can be read or overwriten using the TEN and AEN bits.</xx></volatile>



B1h	
• LUT VALUE	< R-Module / W-Module > <shadowed nonvolatile="">&lt;00&gt; This register contains the fetched LUT value that drives the MODSET current. It can be read or overwritten to directly control the MODSET current (manual mode).</shadowed>
B2h	
• LUT_CONF	< R-Module / W-Module > < Shadowed Nonvolatile > < 03>
Bit 0: AEN. A high on AEN	enables data placed in the LUT Value register to drive MODSET.
Bit 1: TEN. A high on TEN 6	enables the LUT index pointer to fetch data from the LUT.
Bit 2: SEEB. A high on SEE	B disables EEPROM writes of Shadowed EEPROM locations.
Bit 3: Reserved.	
Bit 4: Reserved.	
Bit 5: Reserved.	
Bit 6: Reserved.	
Bit 7: Reserved.	
B4h	
• DAC STATUS	< R-Module / W-Module > < Status > < xx0xxx00b>
Bit 0: Reserved.	
Bit 1: Reserved.	
Bit 2: QT HIGH BIAS flag. T	This flag indicates that the current entering BIASSET is above the threshold.
Bit 3: QT TX-P High flag. Th	nis flag indicates that TX-P is above the threshold.
Bit 4: QT TX-P Low flag. Th	is flag indicates that TX-P is below the threshold.
Bit 5: Reserved.	
Bit 6: Shutdown flag. A high	n indicates that the DS1862 is in shutdown mode and that FETG is asserted.
Bit 7: Safety flag. A high ind	dicates that a safety fault (quick trip) has occurred.
Table 5	
B8h	
MOD_PW_CHNG	< R-Module / W-Module > <shadowed nonvolatile=""><fffffffh> This is the 32-bit location that the DS1862 uses to compare with the PWE to grant Module password access.</fffffffh></shadowed>
80h	
	< R-all/W-Factory > <nonvolatile><factory trimmed=""> This unique 16-bit value sets the SCALE register for use with a DS60 temperature sensor on AUX2MON.</factory></nonvolatile>
82h	< R-all/W-Factory > <nonvolatile><factory trimmed=""> This unique 16-bit value sets</factory></nonvolatile>
• LWOO SCALL	the SCALE register for use with a LM50 temperature sensor on AUX2MON.
87h	- J
	< R-all / W-all > <shadowed nonvolatile="">&lt;80&gt; This 8-bit value sets the voltage on</shadowed>

the signal conditioner voltage source, THRSET.

#### Security/Password Protection

The DS1862 features two separate and independent 32-bit passwords for important memory locations. The host password and the module password allow their own allocated memory locations to be locked to prevent write and/or read access. To enhance the security of the DS1862, the Password Entry and Setting bytes can never be read.

To gain access to host-protected or module-protected memory locations, the correct 32-bit value must be entered in to the password entry bytes (PWE) in either a single four-byte write, or four single-byte writes. To reprogram either password, simply enter the appropriate current password to gain memory access, write the new Host or Module PW with one four-byte write, and finally reenter the new password into the PWE to regain memory access.

#### **Power-Up Sequence**

The DS1862 does require a particular power-up sequence to ensure proper functionality.  $V_{CC3}$  should always be applied first or at the same time as  $V_{CC2}$ . If this power-up sequence is not followed, then current can be sourced out of  $V_{CC2}$  as if it was connected to  $V_{CC3}$  with a resistor internal to the DS1862. If  $V_{CC2}$  is not used then it should be externally connected to  $V_{CC3}$ .

#### Signal Conditioners— EN1 and EN2 and VTHRES

#### Signal Conditioners—EN1 and EN2

The EN1 and EN2 output pins are controlled by the bits at address 01h, bits 2 and 1. The logic state of the pins is directly analogous to the logical state of the register. EN1 and EN2 automatically change to a high and low state, respectively, during power-down mode as described in the *Power-Down Functionality* section.

#### Signal Conditioners—VTHRES

A programmable voltage source, THRSET is also provided for use with signal conditioners. This source is programmable from 0 to 1V in 256 increments.

# I<sup>2</sup>C and Packet Error Checking (PEC) Information

The DS1862 supports I<sup>2</sup>C data transfers as well as data transfers with PEC. The slave address is unalterable and is set to A0h. The DS1862, however, does have an additional dedicated pin, MOD-DESEL, which acts as an active-low chip select to enable communication. See the I<sup>2</sup>C Serial Interface and the I<sup>2</sup>C Operation Using Packet Error Checking sections for details.

#### Precision SCALE Register Settings for AUX2MON

The DS1862 features a factory-trimmed SCALE value for use with DS60 or LM50 temperature sensors. If external temperature measurement on AUX2MON is used with one of these two sensors, the 16-bit SCALE value can be read from Table 05h and written into the SCALE register in Table 04h, Byte 9Ch and 9Dh. This option allows for the most precise setting for SCALE without requiring additional trimming. Since the SCALE register value is precisely trimmed at the factory, the OFFSET register will always be a non-unique value and can simply be written into are OFFSET register. For the DS60, the value of EF0Ah in OFFSET completes the internal calibration. For the LM50, the value of F380h in OFFSET completes the internal calibration.

#### I<sup>2</sup>C Serial Interface

#### I<sup>2</sup>C Definitions

The following terminology is commonly used to describe I<sup>2</sup>C data transfers.

**Master device:** The master device controls the slave devices on the bus. The master device generates SCL clock pulses, start and stop conditions.

**Slave devices:** Slave devices send and receive data at the master's request.

**Bus idle or not busy:** Time between stop and start conditions when both SDA and SCL are inactive and in their logic-high states.

**Start condition:** A start condition is generated by the master to initiate a new data transfer with a slave. Transitioning SDA from high to low while SCL remains high generates a start condition. See Figure 14 for applicable timing.

**Stop condition:** A stop condition is generated by the master to end a data transfer with a slave. Transitioning SDA from low to high while SCL remains high generates a stop condition. See Figure 14 for applicable timing.

Repeated start condition: The master can use a repeated start condition at the end of one data transfer to indicate that it will immediately initiate a new data transfer following the current one. Repeated starts are commonly used during read operations to identify a specific memory address to begin a data transfer. A repeated start condition is issued identically to a normal start condition. See Figure 14 for applicable timing.



**Bit write:** Transitions of SDA must occur during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the setup and hold time requirements (Figure 14). Data is shifted into the device during the rising edge of the SCL.

**Bit read:** At the end of a write operation, the master must release the SDA bus line for the proper amount of setup time (Figure 14) before the next rising edge of SCL during a bit read. The device shifts out each bit of data on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. Remember that the master generates all SCL clock pulses including when it is reading bits from the slave.

Acknowledgement (ACK and NACK): An Acknowledgement (ACK) or Not Acknowledge (NACK) is always the 9th bit transmitted during a byte transfer. The device receiving data (the master during a read or the slave during a write operation) performs an ACK by transmitting a zero during the 9th bit. A device performs a NACK by transmitting a one during the 9th bit. Timing (Figure 14) for the ACK and NACK is identical to all other bit writes. An ACK is the acknowledgment that the device is properly receiving data. A NACK is used to terminate a read sequence or as an indication that the device is not receiving data.

**Byte write:** A byte write consists of 8 bits of information transferred from the master to the slave (most significant bit first) plus a 1-bit acknowledgement from the slave to the master. The 8 bits transmitted by the mas-

ter are done according to the bit write definition and the acknowledgement is read using the bit read definition.

**Byte read:** A byte read is an 8-bit information transfer from the slave to the master plus a 1-bit ACK or NACK from the master to the slave. The 8 bits of information that are transferred (most significant bit first) from the slave to the master are read by the master using the bit read definition, and the master transmits an ACK using the bit write definition to receive additional data bytes. The master must NACK the last byte read to terminate communication so the slave returns control of SDA to the master

**Slave address byte:** Each slave on the I2C bus responds to a slave addressing byte sent immediately following a start condition. The slave address byte contains the slave address in the most significant 7 bits and the R/W bit in the least significant bit.

The DS1862's slave address is 1010000Xb. The MODDESEL pin is used as a chip select, and allows the device to respond or ignore I²C communication that has A0h as the device address. By writing the correct slave address with  $R/\overline{W}=0$ , the master indicates it will write data to the slave. If  $R/\overline{W}=1$ , the master will read data from the slave. If an incorrect slave address is written, the DS1862 assumes the master is communicating with another I²C device and ignores the communications until the next start condition is sent.

**Memory address:** During an I<sup>2</sup>C write operation, the master must transmit a memory address to identify the memory location where the slave is to store the data.




Figure 14. I<sup>2</sup>C Timing Diagram



The memory address is always the second byte transmitted during a write operation following the slave address byte.

#### I<sup>2</sup>C Communication

Writing a single byte to a slave: The master must generate a start condition, write the slave address byte  $(R/\overline{W}=0)$ , write the memory address, write the byte of data, and generate a stop condition. Remember the master must read the slave's acknowledgement during all byte write operations.

Writing multiple bytes to a slave: To write multiple bytes to a slave, the master generates a start condition, writes the slave address byte ( $R/\overline{W}=0$ ), writes the memory address, writes up to 4 data bytes, and generates a stop condition.

The DS1862 is capable of writing 1 to 4 bytes (referred to as 1 row or page) with a single write transaction. This is internally controlled by an address counter that allows data to be written to consecutive addresses without transmitting a memory address before each data byte is sent. The address counter limits the write to one row of the memory map. Attempts to write to additional memory rows without sending a stop condition between rows results in the address counter wrapping around to the beginning address of the present row.

To prevent address wrapping from occurring, the master must send a stop condition at the end of the row, and then wait for the bus free or EEPROM write time to elapse. Then the master can generate a new start condition, write the slave address byte ( $R\overline{W}=0$ ), and the first memory address of the next memory row before continuing to write data.

Acknowledge polling: Any time EEPROM is written, the DS1862 requires the EEPROM write time (tw) after the stop condition to write the contents of the row to EEPROM. During the EEPROM write time, the DS1862 does not acknowledge its slave address because it is busy. It is possible to take advantage of this phenomenon by repeatedly addressing the DS1862, which allows the next row to be written as soon as the DS1862 is ready to receive the data. The alternative to acknowledge polling is to wait for the maximum period of tw to elapse before attempting to write again to the DS1862.

**EEPROM write cycles:** When EEPROM writes occur, the DS1862 writes the whole EEPROM memory 4-byte row even if only a single byte on the row was modified.

Writes that do not modify all 4 bytes on the row are allowed and do not corrupt the remaining bytes of memory on the same row. Because the whole row is written, bytes on the row that were not modified during the transaction are still subject to a write cycle. This can result in a whole row being worn out over time by writing a single byte repeatedly. Writing a row one byte at a time wears out the EEPROM four times faster than writing the entire row at once. The DS1862's EEPROM write cycles are specified in the *Nonvolatile Memory Characteristics* table.

**Reading a single byte from a slave:** Unlike the write operation that uses the memory address byte to define where the data is to be written, the read operation occurs at the present value of the memory address counter. To read a single byte from the slave at the location currently in the address counter; the master generates a start condition, writes the slave address byte with  $R/\overline{W}=1$ , reads the data byte with a NACK to indicate the end of the transfer, and generates a stop condition.

Manipulating the address counter for reads: A dummy write cycle can be used to force the address counter to a particular value. To do this the master generates a start condition, writes the slave address byte  $(R/\overline{W}=0)$ , writes the memory address where it desires to read, generates a repeated start condition, writes the slave address byte  $(R/\overline{W}=1)$ , reads data with ACK or NACK as applicable, and generates a stop condition.

See Figure 15 for a read example using the repeated start condition to specify the starting memory location.

Reading multiple bytes from a slave: The read operation can be used to read multiple bytes with a single transfer. When reading bytes from the slave, the master simply ACKs the data byte if it desires to read another byte before terminating the transaction. After the master reads the last byte it NACKs to indicate the end of the transfer and generates a stop condition. This can be done with or without modifying the address counter's location before the read cycle. If the address counter reaches the last physical address, the internal index pointer loops back to the first memory location in a given memory table. For example, if address FFh in Table 02h is read, the next byte of data to be returned to the master is address 80h in Table 2, not 00h in lower memory.



S START A ACK WHITE BOXES INDICATE THE MASTER IS CONTROLLING SDA  P STOP N NOT SHADED BOXES INDICATE THE SLAVE IS CONTROLLING SDA  SR REPEATED X X X X X X X X X X X X X X X X X X X	NOTE: ALL BYTES ARE SENT MOST SIGNIFICANT BIT FIRST. THE FIRST BYTE SENT AFTER A START CONDITION IS ALWAYS THE SLAVE ADDRESS FOLLOWED BY THE READ/WRITE BIT.
WRITE A SINGLE BYTE  S 1 0 1 0 0 0 0 0 A MEMORY ADDRESS A DATA  WRITE UP TO A 4-BYTE PAGE WITH A SINGLE TRANSACTION	AP
S 1 0 1 0 0 0 0 0 A MEMORY ADDRESS A DATA	A DATA A P
READ A SINGLE BYTE WITH A DUMMY WRITE CYCLE TO SET THE ADDRESS COUNTER	
S 1 0 1 0 0 0 0 0 A MEMORY ADDRESS A SR 1 0 1 0	0 0 0 0 A DATA N P
READ MULTIPLE BYTES WITH A DUMMY WRITE CYCLE TO SET THE ADDRESS COUNTER	
S 1 0 1 0 0 0 0 0 A MEMORY ADDRESS A SR 1 0 1 0	0 0 0 0 A DATA A
DATA A DATA A	DATA N P

Figure 15. I<sup>2</sup>C Communications Examples

#### I<sup>2</sup>C Operation using Packet Error Checking

#### Read Operation with Packet Error Checking

Packet error checking during reads is supported by the DS1862. Information is transferred form the DS1862 in much the same way as conventional I<sup>2</sup>C protocol, however, an extra CRC field is added and checked. The still begins by sending the device address (A0h for DS1862), then the index pointer to the memory address of interest. The next byte transferred, however will be the value of the intended number of bytes to be read. The calculation of the CRC-8 includes and requires the explicit starting memory address to be included as the second transferred byte (dummy write byte). Next, the slave transfers the data back as the master acknowledges. Only 1 to 128 bytes can be sequentially read during one transmission while using PEC. After the master reads the intended number of bytes, the CRC-8 value is transmitted by the DS1862. The master ends

the communication with a NACK and a STOP. See Figure 16 for a graphical representation. The CRC-8 is calculated starting with the MSB of the memory address pointer, number of bytes to read, and the read data. The master can then verify the CRC-8 value and reject the read data if the CRC-8 value does not correspond to the received CRC value. The CRC-8 must be calculated by using the following polynomial for both reads and writes:

$$C(x) = X^8 + X^2 + X + 1$$

#### Write Operation with Packet Error Checking

Packet error checking during writes is also supported by the DS1862. Information is written to the DS1862 in much the same way as conventional I<sup>2</sup>C protocol, however, an extra CRC field is added and checked. The master still begins by sending the device address, then the index pointer to the memory address of interest. The next byte however, will be the value of the intended number of bytes to be written. The calculation of the

CRC-8 includes and requires the explicit starting memory address to be included as the second transferred byte. Next, the master transfers the data as the DS1862 acknowledges. Only 4 bytes can be sequentially written during one transmission while using PEC. After the master writes the intended number of bytes, the CRC-8 value should be transmitted. Following the CRC-8 byte the master should transmit the CAB byte (CRC Add-on Byte). At this point, the DS1862 sends an ACK if the CRC-8 matches its internal calculated value or a NACK if not. Finally the master should end the communication and send a STOP. See Figure 16 for a graphical representation. The CRC-8 is calculated starting with the MSB of the memory address pointer, number of bytes to be written, and the written data. The master can then poll the last ACK or NACK for successful transfer of written data.

For more information on I<sup>2</sup>C PEC communications, please refer to the XFP and/or SMBus 2.0 standard.

#### **Applications Information**

#### **Calibrating APC and Extinction Ratio**

Before calibrating, the APC register should be set to a low value to ensure the laser's maximum power level is not exceeded before the power level is calibrated. Additionally, the ER should be set to a minimum value to ensure that a data test pattern does not cause the laser to shut off. Once the APC and ER registers are at minimal values, enable a data pattern and calibrate the average power level.

#### Calibrating the Average Power Level

While sending data through the laser diode, increase the value in the APC register until the light output matches the desired <u>average</u> power level. The average power level is the arithmetic average of the '1' and '0' power levels.




Figure 16. I<sup>2</sup>C PEC Communications Examples




#### **Power-Supply Decoupling**

To achieve best results, it is recommended that the power supply is decoupled with a 0.01µF or a 0.1µF capacitor. Use high-quality, ceramic, surface-mount capacitors, and mount the capacitors as close as possible to the VCC2/VCC3 and GND pins to minimize lead inductance.

#### **SDA and SCL Pullup Resistors**

SDA is an open-collector bidirectional data pin on the DS1862 that requires a pullup resistor to realize high logic levels. Either an open-collector output with a pullup resistor or a push-pull output driver can be utilized for the SCL input. Pullup resistor values should be chosen to ensure that the rise and fall times listed in the AC Electrical Characteristics are within specification.

#### **Typical Operating Circuit**



Chip Topology	Package Information	
TRANSISTOR COUNT: 75,457	For the latest package outline information, go to	
SUBSTRATE CONNECTED TO GROUND	www.maxim-ic.com/DallasPackInfo	

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

42 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600